Abstract-this paper describes a phase-locked loop (PLL) designed for clock multiplication in a LVDS transmitter. The PLL consists of a novel low-jitter charge-pump, a fully differential ring-oscillator based VCO, a dynamic-logic PFD, a 2 nd order passive loop filter and a digital frequency divider. The PLL exhibits simultaneously low jitter and low power consumption. It has been integrated into a 0.35 µm CMOS process, occupying 0.09 mm 2 of silicon area. For a 350 MHz output frequency, the circuit features a cycle-to-cycle jitter of 7.1 ps rms and 65 ps peak-to-peak. At that frequency, the PLL consumes 12 mW from a supply voltage of 3.3 V.
I. INTRODUCTION
Thanks to its high speed, low noise and low power properties, low voltage differential signaling (LVDS) is a widely used interfacing technology addressing the needs of today's high performance data transmission applications. Figure 1 shows the block diagram of a typical LVDS transmitter. For serializing the parallel input data, a phaselocked loop (PLL) is conventionally used for clock multiplication. In this paper, we present a PLL designed for a 7x LVDS serializer, and specified to feature low timing jitter for achieving low bit error rate (BER), and low power consumption for portable applications. In a PLL, the two most important jitter sources are the charge-pump and the voltage-controlled oscillator (VCO). Since the jitter is proven to be inversely proportional to the power consumption [1 -3] , a trade-off between these two parameters must be found. The proposed implementation features simultaneous low jitter and low power consumption thanks to (i) a novel charge-pump that effectively minimizes non-idealities such as charge sharing, clock feedthrough, current and timing mismatches, and (ii) a fully differential ring oscillator based VCO that exhibits a good power supply and substrate rejection ratio (PSRR). Power consumption is further reduced by using a dynamic logic phase-frequency detector (PFD), and a 2 nd order passive loop filter.
The paper is organized as follows: In Section 2, low jitter design issues for PLLs are discussed. Section 3 presents the design and implementation of the PLL circuit, and Section 4 the measurement results. Section 5 concludes the paper. 
II. LOW JITTER DESIGN CONSIDERATION
A typical PLL architecture is depicted in Figure 2 . It consists of a phase frequency detector (PFD), a chargepump, a loop filter, a voltage-controlled oscillator (VCO) and a frequency divider. Each building block contributes to the PLL output timing jitter, but the VCO and the chargepump are the most important jitter sources.
Ring oscillator based VCO can be implemented by either single-ended or differential delay cells. Single-ended ring oscillators such as current-starved inverters exhibit lower power consumption and lower intrinsic phase noise because they need fewer transistors than differential ring oscillators, but they have poor power supply and common mode noise rejection ration. Since power/ground and substrate noise introduce significant timing jitter in ring oscillator VCOs [1] , fully differential ring oscillators are preferred for low jitter design due to their superior PSRR and immunity to common mode noise. The ratio of the cycle-to-cycle jitter ∆τ to the VCO period T vco is given by [2] :
where ξ is the noise contribution factor (ranging normally from 1.3 to 1.9), I ss is the tail current of a differential delay cell, V gs -V T is the on-voltage of the differential pair in a delay cell, and a ν is the small signal gain of the delay buffer. To minimize the jitter, the following design principles must be adopted: (i) minimizing a ν , (ii) using long, narrow, low V T transistors for the input pair of the delay buffer, (iii) for a giving power budget, using a minimal number of delay stages so that I ss is maximized. Because the jitter is inversely proportional to the tail current of the delay cell, a trade-off between power consumption and jitter cannot be avoided.
In a PLL, the charge-pump converts the PFD output signals into currents for charging or discharging the loop filter, whose output regulates the VCO. Therefore, any noise generated by the charge-pump directly causes phase jitter due to VCO frequency variations. The inherent non-ideal behaviors of charge-pumps, such as leakage current, delay mismatch, clock feed-through, current mismatch and charge sharing [3] , are the main contributors to the VCO phase jitter. The analytic expression of the phase error is given by: where I cp is the charge-pump current, I leak is the leakage current, ∆I is the mismatch current, ∆T is the switch time mismatch, ∆Q is the mismatch charge due to charge sharing, C l is the total capacitance of the loop filter, T on is the PFD turn-on time and T ref is the period of the input reference clock. The phase error results in a periodic ripple of the VCO control voltage, even when the PLL is locked. This voltage ripple causes the VCO output timing jitter. Several approaches are proposed to minimize the charge-pump nonidealities. Dummy switches can be introduced to minimize the charge sharing effect [4] . An error amplifier can be used to reduce the mismatch current [5] . Switching time mismatch can be minimized by balancing the UP and DN paths [6] . Fully differential charge-pumps can effectively minimize the mismatches, increase supply and substrate noise rejection and voltage swing, but the cost is higher power dissipation, larger area and more complex circuitry.
III. DESIGN AND IMPLEMENTATION
In order to fulfill simultaneously low-power and lowjitter operation, we propose a novel single-ended low jitter charge-pump circuit, associated with a fully differential VCO, a dynamic logic PFD, and a second-order passive loop filter. These blocks are described in the next paragraphs. Figure 3 shows the schematic of the implemented dynamic logic PFD. The operation detail of the PFD is described in [7] . Compared to a conventional static logic PFD, the dynamic logic PFD needs fewer transistors and consumes less power. By inserting two invertors in the feedback signal path, the PFD generates short coincident pulses UP and DN, even when the PLL is in lock, so that the dead zones are removed. The reset signal NRESET ensures a valid output logic state after power-on. 
A. Phase-Frequency Detector

B. Charge-Pump
A novel charge-pump circuit as shown in Figure 4 is implemented for minimizing the non-idealities and achieving low jitter performance. Two transistors Mn and Mp remove most of the charges stored on the parasitic capacitances of nodes a and b during the turn-off periods of UP and DN signals, thus charge sharing effect is greatly minimized [4] .
The operational amplifier OPA and the transistor M1 compose a feedback amplifier to force V x to equal the output voltage V out . The current mirror transistors M1 -M8 are matched each other, resulting in matched currents: I up = I dn = I x , regardless of the output voltage [5] . By carefully designing the size of the inverters, the delays of UP and DN input path can be matched each other regardless of the process variations [6] , so that time mismatch is minimized. Two capacitors Ca and Cb effectively suppress the voltage spikes caused by clock feed-through. This novel singleended charge-pump fulfils low jitter and low power consumption while requiring simple design and small area.
C. Voltage-Controlled Oscillator
The implemented VCO consists of 3 elements, as shown in Figure 5 . The voltage-to-current converter converts the input voltage into a biasing current for the currentcontrolled oscillator (CCO), which features an oscillation frequency proportional to the biasing current. The level shifter converts the small amplitude CCO output signal into a rail-to-rail CMOS level signal. Each one of these elements is described in the following paragraphs.
Current-controlled oscillator:
The CCO circuit shown in Figure 5 is the core of the VCO. It consists of a fully differential, 3-stage ring oscillator with a replica biasing circuit [8] . Each stage includes a source coupled differential NMOS pair, loaded with PMOS transistors operating in triode region. This fully differential structure has a good ability to reject common mode noise due to power supply fluctuation or substrate noise coupling. The replica biasing circuit holds a constant output swing independent of the supply variations. The delay time of each stage is given by:
where V sw is the output voltage swing, C load is the total capacitive load at the output of the buffer and I ss is the biasing current of the delay buffer.
Voltage-to-current converter: As shown in Figure 6 , the output current is expressed as:
The current I b being almost independent to VDD, a good PSRR is achieved. The voltage-to-current converter provides also the biasing current for the level shifter, so that it is adapted to the VCO output frequency. This approach reduces the power consumption compared to a fixed bias current. From (3) and (4), the VCO gain is then: 
D. LoopFilter
The loop filter is a 2 nd order passive filter. The values of the filter components can be calculated using the equations presented in [9] . Table I lists the values of the loop parameters and the loop filter components C1, C2 and R2. A wide loop bandwidth is desired for suppressing the accumulated jitter generated by the VCO, supposing that the jitter of the input reference clock is negligible. However, for ensuring loop stabilization, the bandwidth should be lower than 1/10 th of the minimal frequency of the input reference clock, which is 20 MHz in our case.
E. Frequency Divider
The frequency divider is a pure digital logic circuit and divides the input clock with a 1/7 frequency division factor. Figure 8 shows the layout of the PLL circuit, occupying 410 x 210 µm 2 of silicon area.
The PLL was characterized with a LeCroy SDA 6020 serial data analyzer. Figure 9 shows the measured cycle-tocycle jitter at 350 MHz. Table II summarizes the main measured PLL parameters and compares them with similar PLL designs. The realized PLL exhibits an optimal jitterpower consumption product, while occupying a significant smaller area and featuring a larger locking range. V. CONCLUSIONS This paper presents a low-jitter, low-power, wide lockrange PLL design. The measured jitter is 7.1 ps rms and 65 ps peak-to-peak at 350 MHz, and at that frequency the power consumption is 12 mW with a 3.3 V voltage supply. The PLL features a lock range of 100 MHz -560 MHz, which allows its use in a wide range of LVDS transmission applications. 
